Request for firmware bitfile for Mesa 7i90HD + 7i85S (3 axes, encoders, PWM)

More
17 Aug 2025 09:25 #333534 by alpri0265
Hello,I have a Mesa 7i90HD connected via LPT and a Mesa 7i85S daughter card.I need a firmware for this combination with the following requirements: 3 step/dir generators (for 3 axes) 3 encoder channels (for linear encoders) 1 PWM output (for VFD spindle control) some GPIO for external control panel (buttons, signals)  I could not find a ready 7i90_7i85s.bit file on the Mesa website.Could someone please share a suitable bitfile or point me where to download it? Thank you in advance! Best regards,Aleksandr. 

Please Log in or Create an account to join the conversation.

  • tommylight
  • tommylight's Avatar
  • Away
  • Moderator
  • Moderator
More
17 Aug 2025 10:39 #333537 by tommylight
No double posting.

Please Log in or Create an account to join the conversation.

More
17 Aug 2025 11:49 #333539 by alpri0265
Sorry, I didn’t quite understand what you mean by "without double posting". Could you please explain?

Please Log in or Create an account to join the conversation.

  • tommylight
  • tommylight's Avatar
  • Away
  • Moderator
  • Moderator
More
17 Aug 2025 12:14 #333541 by tommylight
You posted the same question twice, and that is not good as it makes it impossible for us to follow what has been answered, and for users to find the correct info when they need to.
Duplicate post was deleted.
Thank you.

Please Log in or Create an account to join the conversation.

More
17 Aug 2025 12:33 #333544 by alpri0265
I understand, thank you! The duplication was unintentional. My apologies
The following user(s) said Thank You: tommylight

Please Log in or Create an account to join the conversation.

More
17 Aug 2025 14:31 - 17 Aug 2025 14:32 #333547 by PCW
Note that this is not a standard configuration as the 7I90 is a 50 pin connector FPGA card
and the 7I85S is s 25 pin FPGA card daughtercard. I pinned this out so a flat cable adapter
should be relatively simple (look at the included VHD source file for the pinout)

 

File Attachment:

File Name: 7i90_7I85S31p_p4.zip
File Size:9 KB


This has 3 stepgens and 1 PWMgen, 4 encoders and a sserial port
(on the 7I85S) 
 
Attachments:
Last edit: 17 Aug 2025 14:32 by PCW. Reason: clarify
The following user(s) said Thank You: besriworld, alpri0265

Please Log in or Create an account to join the conversation.

More
17 Aug 2025 15:02 #333549 by alpri0265
Thanks a lot for the explanation! I will try this solution.

Please Log in or Create an account to join the conversation.

More
17 Aug 2025 15:15 #333550 by PCW
Note that the pins listed in the source file comments are DB25 pins

so

7I90  P4.1  --> DB25.1
7I90  P4.3  --> DB25.14
7I90  P4.5  --> DB25.2

etc
The following user(s) said Thank You: alpri0265

Please Log in or Create an account to join the conversation.

More
17 Aug 2025 16:10 #333553 by alpri0265
Thanks for the firmware file! When I try to flash it with mesaflash, I get the error Invalid bitfile header. It looks like this is a raw Xilinx ISE/Vivado .bit file. Could you please provide the firmware in the proper format for mesaflash (with the MESA header, or as a .bin file for the 7i90)?

Please Log in or Create an account to join the conversation.

More
17 Aug 2025 16:27 #333554 by PCW
 

File Attachment:

File Name: 7i90_7I85S...8-17.zip
File Size:86 KB


Oops sorry, haste makes waste...
Attachments:
The following user(s) said Thank You: alpri0265

Please Log in or Create an account to join the conversation.

Moderators: PCWjmelson
Time to create page: 0.166 seconds
Powered by Kunena Forum